



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	PPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/651,597	08/30/2000		Donald C Englin	RA 5221 (33012/290/101)	1146
27516	7590	09/28/2004		EXAMINER	
UNISYS C	ORPORA	ATION		VITAL, PI	ERRE M
MS 4773					
PO BOX 64	942		ART UNIT	PAPER NUMBER	
ST. PAUL, MN 55164-0942				2188	

DATE MAILED: 09/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.



			$\overline{}$
	Application No.	Applicant(s)	
	09/651,597	ENGLIN ET AL.	9
Office Action Summary	Examiner	Art Unit	
	Pierre M. Vital	2188	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet	with the correspondence addre	ess
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perion - Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the mai earned patent term adjustment. See 37 CFR 1.704(b).	J. 1.136(a). In no event, however, may eply within the statutory minimum of to d will apply and will expire SIX (6) M ute, cause the application to become	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this comm ABANDONED (35 U.S.C. § 133).	nunication.
Status			
1) Responsive to communication(s) filed on <u>07</u> 2a) This action is FINAL . 2b) The 2b of this application is in condition for allow closed in accordance with the practice under	nis action is non-final. vance except for formal ma	•	erits is
Disposition of Claims			
4) ☐ Claim(s) 1-25 is/are pending in the application 4a) Of the above claim(s) is/are withdred 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-25 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	rawn from consideration.		
9) The specification is objected to by the Exami10) The drawing(s) filed on 30 August 2000 is/are		objected to by the Evaminer	
Applicant may not request that any objection to the		•	
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the	ection is required if the drawing	ng(s) is objected to. See 37 CFR	
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the prapplication from the International Bure * See the attached detailed Office action for a lie	nts have been received. nts have been received in iority documents have bee eau (PCT Rule 17.2(a)).	Application No en received in this National Sta	age
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date	Paper N	w Summary (PTO-413) o(s)/Mail Date of Informal Patent Application (PTO-15	52)

Art Unit: 2188

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on September 7, 2004 has been entered.

Response to Amendment

- 2. This Office Action is in response to applicant's communication filed September 7, 2004 in response to PTO Office Action mailed August 6, 2004. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 3. Claims 1-25 have been presented for examination in this application. In response to the last Office Action, claims 1, 6, 11 and 16, 18 and 21 have been amended. No claims have been canceled or added. As a result, claims 1-25 are now pending in this application.

Art Unit: 2188

Response to Arguments

- 4. Applicant's arguments, see Remarks, page 12, filed September 7, 2004, with respect to claims 1, 6, 11, 16 and 21 have been fully considered and are persuasive. The rejection of claims 1, 6, 11, 16 and 21 has been withdrawn.
- 5. Applicant's arguments, see Remarks, page 12, filed September 7, 2004, with respect to claims 1, 6, 11, 16 and 21 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Kranich and Ikumi (5,228,135).

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1, 6, 7, 11, 16 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Ikumi (5,228,135).

As per claims 1 and 6, Kranich discloses a data processing system including a plurality of processors each directly coupled via a system memory bus [processors 10-12 coupled to each other by memory bus 40; Fig. 1], wherein a first processor of said plurality of processors contains a level one cache memory directly coupled to a level two cache memory which is directly coupled to a level three memory [level 2 cache is operatively

Art Unit: 2188

coupled to level 1 cache and higher level caches are operatively coupled to next lower level cache; col. 3, lines 29-34; Fig. 1]; said level two cache memory containing cache storage and tag storage [level 2 cache 30 contains data array 205 and tag array 203; Fig. 3], and containing a circuit for SNOOPing said system memory bus [the highest level cache includes a means for monitoring the shared memory bus; col. 3, lines 43-44].

However, Kranich does not specifically teach a system memory bus interface unit providing a first dedicated path between said system bus and said cache storage and a second dedicated path between said system bus and said tag storage as recited in the claims.

Ikumi discloses a cache memory control unit having a system memory bus interface unit providing first dedicated path between a system bus and a cache storage [dedicated path directly coupled between cache memory 14 and bus interface 16; Fig. 3], and a second dedicated path between a system bus and a tag storage [snoop address path independently and directly coupled to tag memory 15 and bus interface 16; Fig. 7], so that address signals provided to the system bus are always watched by the tag memory through the snoop address port according to the snoop operation without lowering processing throughput (col. 6, line 65 – col. 7, line 4).

Since the technology for implementing a system memory bus interface unit coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path was well known in the art as evidenced by Ikumi and since a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path allows address signals provided to the system bus to be

Art Unit: 2188

always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput, an artisan would have been motivated to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path in the system of Kranich. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path because it was well known to allow address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput as taught by Ikumi.

As per claim 7, Kranich discloses a data request transferred from said level one cache memory to a level two cache memory [if level 1 cache does not have the requested address, the level 2 cache will next try to service the processor address request; col. 4, lines 41-43].

As per claim 11, Kranich discloses a method of maintaining validity of data within a level one cache memory of a processor having a level one tag memory [level one tag array 213 of level one cache 20; Fig. 2] directly coupled to a level two cache memory containing a tag memory and a data memory [level 1 cache 20 is directly coupled to level 2 cache 30; Fig. 1; level 2 tag array 203 of level 2 cache 30; Fig. 2] wherein said level two cache memory is directly coupled to a system memory bus [level 2 cache 30 is directly coupled to bus 40; Fig. 1] comprising: formulating a SNOOP request [monitoring is performed by a snooping

Art Unit: 2188

process; col. 2, lines 6-7]; presenting said SNOOP request on said system memory bus to said level two cache memory [the level 2 cache snoops the external accesses over the shared memory bus; col. 2, lines 14-15]; routing said SNOOP request directly to said tag memory via said second dedicated path [the snoop process includes examines the tag array by means of snoop queue line; Fig. 7; col. 2, lines 6-10]; processing said SNOOP request [the snoops results in a level 2 cache hit; col. 2, lines 21-29].

However, Kranich does not specifically teach a system memory bus coupled to said data memory via a first dedicated path, and to said tag memory via a second dedicated path as recited in the claim.

Ikumi discloses a cache memory control unit having a system memory bus interface unit providing first dedicated path between a system bus and a cache storage [dedicated path directly coupled between cache memory 14 and bus interface 16; Fig. 3], and a second dedicated path between a system bus and a tag storage [snoop address path independently and directly coupled to tag memory 15 and bus interface 16; Fig. 7], so that address signals provided to the system bus are always watched by the tag memory through the snoop address port according to the snoop operation without lowering processing throughput (col. 6, line 65 – col. 7, line 4).

Since the technology for implementing a system memory bus interface unit coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path was well known in the art as evidenced by Ikumi and since a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path allows address signals provided to the system bus to be

Art Unit: 2188

always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput, an artisan would have been motivated to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path in the system of Kranich. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path because it was well known to allow address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput as taught by Ikumi.

As per claim 16, Kranich discloses an apparatus comprising:

tag array without accessing the external bus during a lookup as taught by Kumar.

- a. Executing means for executing program instructions [processors 10-12; Fig. 1];
- b. Level one caching means directly coupled to said executing means for level one caching data [level 1 caches 20-22 are directly coupled to processors 10-12; Fig. 1];
- c. Requesting means directly coupled to said executing means and said level one caching means for requesting a data element if said executing means requires requesting of said data element and said level one caching means does not contain said data element [level 1 cache controller 211; Fig. 2];

Art Unit: 2188

d. Level two caching means directly coupled to said requesting means for level two caching [level 2 cache 30-32 directly coupled to level 1 caches 20-22 which contain controller 211; Fig. 1];

- e. Storing means located within said level two caching means for storing level two caching data [data array 205; Fig. 2];
- f. Maintaining means located within said level two caching means for maintaining level two tags [level 2 tag array 203 of level 2 cache 30; Fig. 2];
- g. Snooping means directly coupled to said maintaining means for directly snooping said level two tags [highest level cache includes a means for monitoring the shared memory bus; col. 3, lines 43-44; monitoring is performed by a snooping process; col. 2, lines 6-7; the snoop process includes examines the tag array; col. 2, lines 6-10].

However, Kranich does not specifically teach that the snooping means is directly coupled via a dedicated path to the maintaining means as recited in the claim.

Ikumi discloses a cache memory control unit having a system memory bus interface unit providing first dedicated path between a system bus and a cache storage [dedicated path directly coupled between cache memory 14 and bus interface 16; Fig. 3], and a second dedicated path between a system bus and a tag storage [snoop address path independently and directly coupled to tag memory 15 and bus interface 16; Fig. 7], so that address signals provided to the system bus are always watched by the tag memory through the snoop address port according to the snoop operation without lowering processing throughput (col. 6, line 65 – col. 7, line 4).

Art Unit: 2188

Since the technology for implementing a system memory bus interface unit coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path was well known in the art as evidenced by Ikumi and since a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path allows address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput, an artisan would have been motivated to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path in the system of Kranich. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path because it was well known to allow address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput as taught by Ikumi.

As per claim 21, Kranich discloses a data processing system having a plurality of processors comprising:

a main memory [main memory 50; Fig. 1]; a system bus responsively coupled to said main memory [bus 40 coupled to main memory 50; Fig. 1]; a plurality of cache memory units wherein each of said plurality of cache memory units is dedicated to a different one of said plurality of processors [caches 20-22 and caches 30-32 coupled to processors 10-12;

Art Unit: 2188

Fig. 1]; a plurality of cache data storage units wherein each of said plurality of cache data storage units is located in a different one of said plurality of cache memory units [data arrays 205 and 215 in each of said level 1 and level 2 caches; Fig. 2]; a plurality of tag storage units wherein each of said plurality of tag storage units is located in a different one of said plurality of cache memory units [tag arrays 203 and 213 in each of said level 1 and level 2 caches; Fig. 2];

a plurality of first direct paths wherein each of said plurality of first direct paths directly couples a different one of said plurality of cache data storage units to said system bus; and a plurality of second direct paths wherein each of said plurality of second direct paths directly couples a different one of said plurality of tag storage units to said system bus.

However, Kranich does not specifically teach a plurality of first direct paths between said system bus and said cache storage and a second direct path between said system bus and said tag storage as recited in the claim.

Ikumi discloses a cache memory control unit having a system memory bus interface unit providing first dedicated path between a system bus and a cache storage [dedicated path directly coupled between cache memory 14 and bus interface 16; Fig. 3], and a second dedicated path between a system bus and a tag storage [snoop address path independently and directly coupled to tag memory 15 and bus interface 16; Fig. 7], so that address signals provided to the system bus are always watched by the tag memory through the snoop address port according to the snoop operation without lowering processing throughput (col. 6, line 65 – col. 7, line 4).

Art Unit: 2188

Since the technology for implementing a system memory bus interface unit coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path was well known in the art as evidenced by Ikumi and since a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path allows address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput, an artisan would have been motivated to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path in the system of Kranich. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path because it was well known to allow address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput as taught by Ikumi.

8. Claims 2 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Ikumi (5,228,135) and Stevens et al. (US5,426,765).

As per claims 2 and 8, Kranich discloses a control logic directly coupled to a cache storage and a tag storage [cache controller 201 coupled to tag array 203 and cache 30; Fig. 2]. However, the combination of Kranich and Ikumi discloses the claimed invention

Art Unit: 2188

as detailed above in the previous paragraphs. However, Kranich and Ikumi do not specifically teach a control logic which provides the highest priority for a SNOOPing as recited in the claims.

Stevens discloses a control logic which provides the highest priority for a SNOOPing, in order to provide minimal effect on system speed by allowing the cache system to efficiently service its local processor while also guaranteeing access to all snoop requests on the host bus to maintain cache coherency (col. 4, lines 15-32). Since the technology for implementing a control logic which provides the highest priority for a SNOOPing was well known and since a control logic which provides the highest priority for a SNOOPing provides minimal effect on system speed by allowing the cache system to efficiently service its local processor while also guaranteeing access to all snoop requests on the host bus to maintain cache coherency, an artisan in the art would have been motivated to use a control logic which provides the highest priority for a SNOOPing in the system of Kranich and Ikumi. Thus, it would have been obvious to one of ordinary skill in the art to modify the system of Kranich and Ikumi because a control logic which provides the highest priority for snooping benefits by providing minimal effect on system speed by allowing the cache system to efficiently service its local processor while also guaranteeing access to all snoop requests on the host bus to maintain cache coherency as taught by Stevens.

Art Unit: 2188

9. Claims 3-5, 22-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Ikumi (5,228,135) and Stevens et al. (US5,426,765) and further in view of Duncan (US6,353,877).

As per claim 3, the combination of Kranich and Ikumi and Stevens discloses the claimed invention as detailed above in the previous paragraphs. However, Kranich and Ikumi and Stevens do not specifically teach do not specifically teach a level two cache comprising a duplicate tag memory as recited in the claim.

Duncan discloses a level two cache comprising a duplicate tag store, in order to facilitate a determination as to the contents of the other caches of the processor (all caches communicate with duplicate tag store 54; Fig. 2; col. 7, line 30). Since the technology for implementing a duplicate tag store was well known and since a duplicate tag store benefits by maintaining cache coherency by facilitating a determination as to the contents of the other caches of the processor, an artisan would have been motivated to use a level two cache comprising a duplicate tag store in the system of Kranich and Ikumi and Stevens. Thus, it would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Ikumi and Stevens and Duncan before him at the time the invention was made, to modify the system of Kranich and Ikumi and Stevens because a duplicate tag store benefits by maintaining cache coherency by facilitating a determination as to the contents of the other caches of the processor as taught by Duncan.

Art Unit: 2188

As per claims 4 and 22, Kranich discloses said plurality of processors further comprises a plurality of instruction processors [processors make requests; col. 4, lines 34-35].

As per claim 5, Kranich discloses said level three memory further comprises a level three cache memory [col. 3, line 22-34].

As per claim 23, Kranich discloses at least one of said plurality of processors further comprises a dedicated level one cache memory [level 1 caches 20-22 are directly coupled to processors 10-12; Fig. 1].

10. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Ikumi (5,228,135) and Stevens et al. (US5,426,765) and further in view of Fu (US6,457,087).

As per claim 9, Kranich discloses a data processing system comprising a level one tag memory located within a level one cache memory [tag array 213 in level 1 cache memory; Fig. 2].

However, the combination of Kranich and Ikumi and Stevens discloses the claimed invention as detailed above in the previous paragraphs. However, Kranich and Ikumi and Stevens do not specifically teach a data processing system comprising a level two cache memory further comprising a duplicate tag memory which maintains a duplicate of information within said level one tag memory.

Art Unit: 2188

Fu discloses a data processing system comprising a level two cache memory further comprising a duplicate tag memory which maintains a duplicate of information within a level one tag memory [L2 duplicate tag memory 232 contains duplicate tags for each data block in L2 which contains data that is stored in L1; Fig. 5C] in order to provide an improved cache coherency in the system by allowing the snoop to initiate the appropriate actions to change the state of all the other duplicate tags in the system.

It would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Ikumi and Stevens and Fu before him at the time the invention was made, to modify the system of Kranich and Ikumi and Stevens to include a data processing system comprising a level two cache memory further comprising a duplicate tag memory which maintains a duplicate of information within said level one tag memory because it was well known to provide an improved cache coherency in the system by allowing the snoop to initiate the appropriate actions to change the state of all the other duplicate tags in the system [col. 31, lines 11-16] as taught by Fu.

11. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Ikumi (5,228,135) and Stevens et al. (US5,426,765) and Fu (US6,457,087) and further in view of Duncan (US6,353,877).

As per claim 10, the combination of Kranich and Ikumi and Stevens and Fu discloses the claimed invention as detailed above in the previous paragraphs. However,

Art Unit: 2188

Kranich and Ikumi and Stevens do not specifically teach a SNOOP request directly coupled to a duplicate tag memory as recited in the claim.

Duncan discloses a SNOOP request directly coupled to a duplicate tag memory [bus control logic 58 which receives the snoop requests is coupled to duplicate tag 54; Fig. 2], which benefits by monitoring the bus to determine if the requested block is present in the respective caches (col. 8, lines 10-15). Since the technology for implementing a SNOOP request directly coupled to a duplicate tag memory was well known in the art and since a SNOOP request directly coupled to a duplicate tag memory benefits by monitoring the bus to determine if the requested block is present in the respective caches, an artisan would have been motivated to use a SNOOP request directly coupled to a duplicate tag memory in the combination of Kranich and Ikumi and Stevens and Fu. Thus, it would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Ikumi and Stevens and Fu and Duncan before him at the time the invention was made, to modify the system of Kranich and Ikumi and Stevens and Fu because coupling snoop request to a duplicate tag memory benefits in monitoring the bus by determine if the requested block is present in the respective caches as taught by Duncan.

Art Unit: 2188

12. Claims 12 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) Ikumi (5,228,135) and Stevens et al. (US5,426,765).

As per claims 12 and 17, Kranich discloses a data request transferred from said level one cache memory to a level two cache memory [if level 1 cache does not have the requested address, the level 2 cache will next try to service the processor address request; col. 4, lines 41-43].

However, Kranich and Ikumi do not specifically teach a control logic which provides the highest priority for a SNOOPing as recited in the claims.

Stevens discloses a control logic which provides the highest priority for a SNOOPing [col. 4, lines 23-32], in order to provide minimal effect on system speed by allowing the cache system to efficiently service its local processor while also guaranteeing access to all snoop requests on the host bus to maintain cache coherency.

It would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Ikumi and Stevens before him at the time the invention was made, to modify the system of Kranich and Ikumi because a control logic which provides the highest priority for snooping benefits by providing minimal effect on system speed by allowing the cache system to efficiently service its local processor while also guaranteeing access to all snoop requests on the host bus to maintain cache coherency [col.4, lines 15-20] as taught by Stevens.

Art Unit: 2188

13. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) Ikumi (5,228,135) and Stevens et al. (US5,426,765) and further in view of Fu (US6,457,087).

As per claim 13, the combination of Kranich and Ikumi and Stevens discloses the claimed invention as detailed above in the previous paragraphs. However, Kranich and Ikumi and Stevens do not specifically teach a data processing system comprising a level two cache memory further comprising a duplicate tag memory which maintains a duplicate of information within said level one tag memory.

Fu discloses a data processing system comprising a level two cache memory further comprising a duplicate tag memory which maintains a duplicate of information within a level one tag memory [L2 duplicate tag memory 232 contains duplicate tags for each data block in L2 which contains data that is stored in L1; Fig. 5C] in order to provide an improved cache coherency in the system by allowing the snoop to initiate the appropriate actions to change the state of all the other duplicate tags in the system.

It would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Ikumi and Stevens and Fu before him at the time the invention was made, to modify the system of Kranich and Ikumi and Stevens to include a data processing system comprising a level two cache memory further comprising a duplicate tag memory which maintains a duplicate of information within said level one tag memory because it was well known to provide an improved cache coherency in the system by allowing the snoop to initiate the appropriate actions to change the state of all the other duplicate tags in the system [col. 31, lines 11-16] as taught by Fu.

Art Unit: 2188

14. Claims 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) Ikumi (5,228,135) and Stevens et al. (US5,426,765) and Fu (US6,457,087) and further in view of Duncan (US6,353,877).

As per claims 14 and 15, the combination of Kranich and Ikumi and Stevens and Fu discloses the claimed invention as detailed above in the previous paragraphs.

However, Kranich and Ikumi and Stevens and Fu do not specifically teach routing said SNOOP request to a duplicate tag memory and processing said SNOOP request regarding said duplicate tag memory as recited in the claims.

Duncan discloses routing said SNOOP request to a duplicate tag memory [col. 8, lines 11-15]; processing said SNOOP request regarding said duplicate tag memory [col. 8, lines 11-20] to determine if the requested block is present in the respective caches.

It would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Ikumi and Stevens and Fu and Duncan before him at the time the invention was made, to modify the system of Kranich and Ikumi and Stevens and Fu because routing and processing snoop request to a duplicate tag memory benefits in monitoring the bus by determine if the requested block is present in the respective caches [col. 8, lines 10-15] as taught by Duncan.

Art Unit: 2188

15. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Stevens et al. (US5,426,765) and Ikumi (5,228,135).

As per claim 18, Kranich discloses means directly coupled to said level two caching means for bussing system memory data [shared memory bus 40; Fig. 1]; means directly coupled to said bussing means for interfacing said bussing means directly to said storing means [level 2 cache is directly coupled to bus 40; Fig. 1].

However, the combination of Kranich and Stevens does not specifically teach means directly coupled to said bussing means for interfacing said bussing means directly to said maintaining means as recited in the claim.

Ikumi discloses a cache memory control unit having a system memory bus interface unit providing first dedicated path between a system bus and a cache storage [dedicated path directly coupled between cache memory 14 and bus interface 16; Fig. 3], and a second dedicated path between a system bus and a tag storage [snoop address path independently and directly coupled to tag memory 15 and bus interface 16; Fig. 7], so that address signals provided to the system bus are always watched by the tag memory through the snoop address port according to the snoop operation without lowering processing throughput (col. 6, line 65 – col. 7, line 4).

Since the technology for implementing a system memory bus interface unit coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path was well known in the art as evidenced by Ikumi and since a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path allows address signals provided to the system bus to be

Art Unit: 2188

always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput, an artisan would have been motivated to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path in the system of Kranich and Stevens. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a system memory bus coupled to a data memory via a first dedicated path, and to a tag memory via a second dedicated path because it was well known to allow address signals provided to the system bus to be always watched by the tag memory through the snoop address port according to a snoop operation without lowering processing throughput as taught by Ikumi.

16. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Stevens et al. (US5,426,765) and Ikumi (5,228,135) and further in view of Fu (US6,457,087).

As per claim 19, the combination of Kranich and Stevens and Ikumi discloses the claimed invention as detailed above in the previous paragraphs. Kranich further discloses means located within said level one caching means for recording level one tags [level 1 tag array 213; Fig. 2]. However, Kranich and Stevens and Ikumi do not specifically teach means located within said level two caching means and directly coupled to said recording means for duplicating said level one tags as recited in the claim.

Art Unit: 2188

Fu discloses means located within a level two caching means and directly coupled to a recording means for duplicating level one tags [L2 duplicate tag memory 232 contains duplicate tags for each data block in L2 which contains data that is stored in L1; Fig. 5C] in order to provide an improved cache coherency in the system by allowing the snoop to initiate the appropriate actions to change the state of all the other duplicate tags in the system.

It would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Stevens and Ikumi and Fu before him at the time the invention was made, to modify the system of Kranich and Stevens and Ikumi to include means located within a level two caching means and directly coupled to a recording means for duplicating level one tags because it was well known to provide an improved cache coherency in the system by allowing the snoop to initiate the appropriate actions to change the state of all the other duplicate tags in the system [col. 31, lines 11-16] as taught by Fu.

17. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Stevens et al. (US5,426,765) and Ikumi (5,228,135) and Fu (US6,457,087) and further in view of Duncan (US6,353,877).

As per claim 20, the combination of Kranich and Stevens and Ikumi and Fu discloses the claimed invention as detailed above in the previous paragraphs. However, Kranich and Stevens and Ikumi and Fu do not specifically teach means directly coupled

Art Unit: 2188

to said bussing means and said duplicating means for snooping said duplicating means as recited in the claim.

Duncan discloses means directly coupled to said bussing means and said duplicating means for snooping said duplicating means [bus control logic 58 which receives the snoop requests is coupled to duplicate tag 54; Fig. 2; col. 8, lines 11-20] to determine if the requested block is present in the respective caches.

It would have been obvious to one of ordinary skill in the art, having the teachings of Kranich and Stevens and Ikumi and Fu and Duncan before him at the time the invention was made, to modify the system of Kranich and Stevens and Ikumi and Fu because routing and processing snooping a duplicate means benefits in monitoring the bus by determine if the requested block is present in the respective caches [col. 8, lines 10-15] as taught by Duncan.

18. Claims 24-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kranich (US5,850,534) and Ikumi (5,228,135) and Stevens et al. (US5,426,765) and further in view of Duncan (US6,353,877) and Cohen et al (US5,692,152).

As per claim 24, the combination of Kranich and Ikumi and Stevens and Duncan discloses the claimed invention as detailed above in the previous paragraphs. However, Kranich and Ikumi and Stevens and Duncan do not specifically teach a dedicated level one cache memory further comprises a read only instruction cache memory as recited in the claim.

Art Unit: 2188

Cohen discloses a processor having a private level one read-only instruction cache which holds instructions only to supply the maximum bandwidth of the processor's pipelines (col. 4, lines 50-53; col. 23, lines 20-26). Since the technology for implementing a read-only instruction cache was well known and since a read-only instruction cache supplies the maximum bandwidth of the processor's pipelines, an artisan would have been motivated to use a read-only cache in the combination of Kranich and Ikumi and Stevens and Duncan. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to implement a private read-only instruction cache because it was well known to supply the maximum bandwidth of the processor's pipelines as taught by Cohen.

As per claim 25, the combination of Kranich and Ikumi and Stevens and Duncan discloses the claimed invention as detailed above in the previous paragraphs. However, Kranich and Ikumi and Stevens and Duncan do not specifically teach discloses a dedicated level one cache memory further comprises a read/write operand cache memory as recited in the claim.

Cohen discloses a dedicated level one cache memory comprising a read/write operand cache memory to supply the maximum bandwidth of the processor's pipelines (col. 4, lines 50-53; col. 23, lines 20-26). Since the technology for implementing a level one cache memory comprising a read/write operand cache memory was well known and since a level one cache memory comprising a read/write operand cache memory supplies the maximum bandwidth of the processor's pipelines, an artisan would have

Art Unit: 2188

been motivated to use a level one cache memory comprising a read/write operand cache memory in the combination of Kranich and Ikumi and Stevens and Duncan. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to implement a level one cache memory comprising a read/write operand cache memory because it was well known to supply the maximum bandwidth of the processor's pipelines as taught by Cohen.

Conclusion

- 19. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach coupling tag memory and cache data memory through dedicated path of a system bus.
- 20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am 6:00 pm, alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 26

Application/Control Number: 09/651,597

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

September 22, 2004

Pierre M. Vital Examiner Art Unit 2188